A

DESCRIPTION

The A25C256 is Electrically Erasable Programmable Memory (EEPROM) organized as 32768 x 8 bits, accessed through the SPI bus.

www.ait-ic.com

The A25C256 can operate with a supply range from 1.7V to 5.5V.

The A25C256 is available in SOP8, TSSOP8 and DFN8 Packages.

ORDERING INFORMATION

Package Type	Part Number			
SOP8	мо	A25C256M8R-X		
SPQ:2,500pcs/Reel	M8 TMX 8 J8 X: Tem A : -40° B : -40° C : -40° Halogen R: Tape	A25C256M8VR-X		
TEEOD®		A25C256TMX8R-X		
TSSOP8		A25C256TMX8VR-		
SPQ: 3,000pcs/Reel	ð	х		
DFN8	10	A25C256J8R-X		
SPQ: 3,000pcs/Reel	JO	A25C256J8VR-X		
	A25C256J8VR-X X: Temperature			
	A : -40	°C to +85°C		
Note	B : -40)°C to +105°C		
Note	C : -40)°C to +125°C:		
	Halogen Free Package			
	R: Tape & Reel			
AiT provides all Rol	IS produ	ucts		

FEATURES

- Serial Peripheral Interface (SPI) data Transfer Protocol.
- Memory Array: 256 Kbits (32 Kbytes) of EEPROM Page size: 64 Bytes.
- Single Supply Voltage and High Speed:
 1.7 V 2.5 V 5 MHz
 2.5 V 5.5 V 15 MHz
- Random and Sequential Read Modes.
- Write: Write within 3ms
- Partial Page Writes Allowed
- Write Protect: Quarter, Half or Whole Memory Array.
- High-Reliability
 Endurance: 4 Million Write Cycles
 Data Retention: 100 Years
- Enhanced ESD/Latch-up Protection: HBM 8000V
 Available in SOP8, TSSOP8 and DFN8

Packages.



PIN DESCIPTION

Vcc HOLD SCK SI 8 7 6 5 A25C256 SOP8 1 2 3 4 Vcc HOLD SCK SI 4 Vcc SI 4 Vcc SI 5 Vcc SI 5 Vcc SI 5 Vcc SI 5 Vcc SI 6 5 5 Vcc SI 6 5 5 Vcc SI 6 5 5 Vcc SI 6 SOP8 5 Vcc SI 6 Vcc SI 7 Vcc SI 6 Vcc SI 7 Vcc SI 8 7 6 5 5 Vcc SI 8 Vcc S	CS • 8 Vcc SO 2 A25C256 WP 3 TSSOP8 Vss 5 SI		Vacc HOLD SCK SI 8 7 6 5 A25C256 DFN8 1 2 3 4 25 SO WP Vss	
SOP8, M8	TSSOP8, TMX8	DFN8, J8		
Top View	Top View	Top View		
Pin #	Sumbol	Turno	Functions	
SOP8 / TSSOP8 / DFN8	Symbol	Туре	Functions	
1	CS	I	Chip Select	
	CS SO	 0	Chip Select Serial Data Output	
1		-	-	
1 2	SO	0	Serial Data Output	
1 2 3	SO WP	0	Serial Data Output Write Protect	
1 2 3 4	SO WP Vss	0	Serial Data Output Write Protect Ground	
1 2 3 4 5	SO WP Vss SI	0	Serial Data Output Write Protect Ground Serial Data Input	

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C ~ +150°C
Voltage on any Pin with Respect to Ground *	-0.5V ~ +6.5V
Vesd (HBM)	8000V

Stresses above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*The DC input voltage on any pin should not be lower than -0.5 V or higher than V_{CC} + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than V_{CC} + 1.5 V, for periods of less than 20 ns.



RELIABILITY CHARACTERISTICS (2)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Endurance	N _{END} ⁽¹⁾⁽²⁾	4,000,000	-	-	Program/Erase Cycles
Data Retention	T _{DR}	100	-	-	Years

(1) Page Mode, V_{CC} = 5 V, 25°C.

(2) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

DC ELECTRICAL CHARACTERISTICS

V _{CC} = 1.7 V to 5.5 V, unless otherwise specified.					
A25C256-A	$T_A = -40^{\circ}C \sim +85^{\circ}C$	V _{CC} = +1.7V to +5.5V			
A25C256-B	T _A = -40°C ~ +105°C				
A25C256-C	T _A = −40°C ~ +125°C				

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Current (Read Mode)	loop	Read, SO open fscк = 5MHz, 1.7V < Vcc < 2.5V	-	-	1.2	mA
	ICCR	Read, SO open f _{SCK} = 15MHz, 2.5V < V _{CC} < 5.5V	-	-	1.8	ШA
Supply Current (Write Mode)	Iccw	Write, $\overline{\text{CS}}$ = V _{CC} , 1.7V < V _{CC} < 5.5V	-	-	3	mA
Standby Current	I _{SB1} *	$V_{IN} = GND \text{ or } V_{CC},$ $\overline{CS} = V_{CC}, \overline{WP} = V_{CC},$ $\overline{HOLD} = V_{CC}, V_{CC} = 5.5 V$	-	-	1	μA
Standby Current	I _{SB2} *	$V_{IN} = GND \text{ or } V_{CC},$ $\overline{CS} = V_{CC}, \overline{WP} = GND,$ $\overline{HOLD} = GND, V_{CC} = 5.5 V$	-	-	3	μA
Input Leakage Current	١L	V _{IN} = GND or V _{CC}	-	-	±2	μA
Output Leakage Current	ILO	CS = Vcc, Vout = GND or Vcc	-	-	±2	μA
Input Low Voltage	V _{IL1}	V _{CC} ≥ 1.7V	-0.45	-	0.3 V _{CC}	V
Input High Voltage	VIH1	V _{CC} ≥ 1.7V	0.7 Vcc	-	Vcc+1	V
Output Low Voltage	Vol1	V_{CC} = 2.5V, I_{OL} = 1.5mA, or V_{CC} = 5V, I_{OL} = 2mA	-	-	0.4	V
Output High Voltage	V _{OH1}	V_{CC} = 2.5V, I_{OL} =-0.4mA, or V_{CC} = 5V, I_{OL} = -2mA	0.8 V _{CC}	-	-	V
Output Low Voltage	Vol2	V _{CC} = 1.7 V, I _{OL} = 0.15 mA				
Output High Voltage	V _{OH2}	V _{CC} = 1.7 V, I _{OL} = -0.1 mA				

* AC Test Conditions: (1) Input Pulse Voltages: 0.3 V_{CC} to 0.7 V_{CC} (2) Input rise and fall times: \leq 10 ns

(3) Input and output reference voltages: 0.5 V_{CC} (4) Output load: current source I_{OL} max/I_{OH} max; C_L = 30 pF



AC ELECTRICAL CHARACTERISTICS (1)

 V_{CC} = 1.7 V to 5.5 V, unless otherwise specified.

A25C256-A	T _A = -40°C ∼ +85°C	V _{CC} = +1.7V to +5.5V
A25C256-B	T _A = -40°C ~ +105°C	
A25C256-C	T _A = -40°C ~ +125°C	

- /		1.7\	1.7V ≤ V _{CC} < 2.5V			VCC ≧ 2.5V		
Parameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Clock Frequency	f _{scк}	DC	-	5	DC	-	1	MHz
Data Setup Time	t s∪	20	-	-	10	-	-	ns
Data Hold Time	tн	20	-	-	10	-	-	ns
SCK High Time	t _{wн}	80	-	-	40	-	-	ns
SCK Low Time	tw∟	80	-	-	40	-	-	ns
HOLD to Output Low Z	t∟z	-	-	80	-	-	40	ns
Input Rise Time	t _{RI} (2)	-	-	2	-	-	1	μs
Input Fall Time	t _{FI} ⁽²⁾	-	-	2	-	-	1	μs
HOLD Setup Time	tнD	0	-	-	0	-	-	ns
HOLD Hold Time	t _{CD}	10	-	-	10	-	-	ns
Output Valid from Clock Low	t∨	-	-	80	-	-	40	ns
Output Hold Time	t _{но}	0	-	-	0	-	-	ns
Output Disable Time	t _{DIS}	-	-	80	-	-	40	ns
HOLD to Output High Z	t _{HZ}	-	-	80	-	-	40	ns
CS High Time	t _{cs}	90	-	-	40	-	-	ns
CS Setup Time	tcss	60	-	-	30	-	-	ns
CS Hold Time	tсsн	60	-	-	30	-	-	ns
CS Inactive Setup Time	tcns	60	-	-	30	-	-	ns
CS Inactive Hold Time	tсnн	60	-	-	30	-	-	ns
WP Setup Time	twps	10	-	-	10	-	-	ns
WP Hold Time	t _{wPH}	10	-	-	10	-	-	ns
Write Cycle Time	twc ⁽³⁾	-	-	5	-	-	5	ms

(1) AC Test Conditions:

Input Pulse Voltages: 0.3 V_{CC} to 0.7 V_{CC} Input rise and fall times: \leq 10 ns Input and output reference voltages: 0.5 V_{CC} Output load: current source I_{OL} max/I_{OH} max; C_L = 30 pF

(2) This parameter is tested initially and after a design or process change that affects the parameter.

(3) t_{WC} is the time from the rising edge of \overline{CS} after a valid write sequence to the end of the internal write cycle.




POWER-UP TIMING (1)(2)

Parameter	Symbo I	Condition	Min.	Тур.	Max.	Unit
Power-up to Read	t PUR	-	-	-	0.1	ms
Write Operation	t PUW	-	-	-	0.1	ms

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated

BLOCK DIAGRAM





DETAILED INFORMATION

Serial Data Input (SI): The SPI Serial data input (SI) is used to serially receive write instructions, addresses or data to the device on the rising edge of the Serial Clock (SCK) input pin.

Serial Data Output (SO): The SPI Serial data output (SO) is used to read data or status from the device on the falling edge of CLK.

Serial Clock (SCK): The SPI Serial Clock Input (SCK) pin provides the timing for serial input and output operations.

Chip Select (\overline{CS}): The SPI Chip Select (\overline{CS}) pin enables and disables device operation. When (\overline{CS}) is high, the device is deselected and the Serial Data Output (SO) pins are at high impedance. When deselected, the device power consumption will be at standby levels unless an internal write cycle is in progress. When (\overline{CS}) is brought low, the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, (\overline{CS}) must transition from high to low before a new instruction will be accepted.

Hold (HOLD): The $\overline{\text{HOLD}}$ pin allows the device to be paused while it is actively selected. When $\overline{\text{HOLD}}$ is brought low, while $\overline{\text{CS}}$ is low, the SO pin will be at high impedance and signals on the SI and SCK pins will be ignored (don't care). When $\overline{\text{HOLD}}$ is brought high, device operation can resume. The $\overline{\text{HOLD}}$ function can be useful when multiple devices are sharing the same SPI signals. The $\overline{\text{HOLD}}$ pin is active low.

Write Protect (WP): The Write Protect (WP) pin is used in conjunction with the Status Register Write Disable (SRWD) Bit to prevent the Status Registers from being written. Write Protect (WP) pin and Status Register Write Disable (SRWD) Bit enable the device to be put in the Hardware Protected mode (when Status Register Write Disable (SRWD) Bit is set to 1, and Write Protect (WP) pin is driven low.



FUNCTION DESCRIPTION

The A25C256 supports the Serial Peripheral Interface (SPI) bus protocol, modes (0,0) and (1,1). The A25C256 contains an 8-bit instruction register. The instruction set and associated op-codes are listed in Table 1.

Reading data stored in the A25C256 is accomplished by simply providing the READ command and an address. Writing to the A25C256, in addition to a WRITE command, address and data, also requires enabling the device for writing by first setting certain bits in a Status Register, as will be explained later.

After a high to low transition on the \overline{CS} input pin, the A25C256 will accept any one of the six-instruction op-codes listed in Table 1 and will ignore all other possible 8-bit combinations. The communication protocol follows the timing from Figure 10.

Table 1					
Instruction	Opcode	Operation			
WREN	0000 0110	Enable Write Operations			
WRDI	0000 0100	Disable Write Operations			
RDSR	0000 0101	Read Status Register			
WRSR	0000 0001	Write Status Register			
READ	0000 0011	Read Data from Memory			
WRITE	0000 0010	Write Data to Memory			

1.Status Register

The Status Register, as shown in Table 2, contains a number of status and control bits.

	Table 2						
7	6	5	4	3	2	1	0
SRWD	1	1	1	BP1	BP0	WEL	READY

READY: The **READY** bit indicates whether the device is busy with a write operation. This bit is automatically set to 1 during an internal write cycle, and reset to 0 when the device is ready to accept commands. For the host, this bit is read only.

BP0, **BP1**: The BP0 and BP1 (Block Protect) bits determine which blocks are currently write protected. They are set by the user with the WRSR command and are non-volatile. The user is allowed to protect a quarter, one half or the entire memory, by setting these bits according to Table 3. The protected blocks then become read-only.



www.ait-ic.com

Table 3	
---------	--

Status Regi	ster Bits	Array Address	Drotostion
BP1	BP0	Protected	Protection
0	0	None	No Protection
0	1	6000h-7FFFh	Quarter Array Protection
1	0	4000h-7FFFh	Half Array Protection
1	1	0000h-7FFFh	Full Array Protection

SRWD: The SRWD (Status Register Write Disable) bit acts as an enable for the WP pin. Hardware write protection is enabled when the WP⁻ pin is low and the SRWD bit is 1. This condition prevents writing to the status register and to the block protected sections of memory. While hardware write protection is active, only the non-block protected memory can be written. Hardware write protection is disabled when the WP⁻ pin is high or the SRWD bit is 0. The SRWD bit, WP detailed in Table 4.

SRWD	WP	WEL	Protected Blocks	Unprotected Blocks	Status Register
0	Х	0	Protected	Protected	Protected
0	Х	1	Protected	Writable	Writable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writable	Protected
Х	High	0	Protected	Protected	Protected
Х	High	1	Protected	Writable	Writable

Table 4

2. Write Operations

The A25C256 powers up into a write disables state. The device contains a Write Enable Latch (WEL) which must be set before attempting to write to the memory array or to the status register. In addition, the address of the memory location(s) to be written must be outside the protected area, as defined by BP0 and BP1 bits from the status register.

Write Enable and Write Disable: The internal Write Enable Latch and the corresponding Status Register WEL bit are set by sending the WREN instruction to the A25C256. Care must be taken to take the \overline{CS} input high after the WREN instruction, as otherwise the Write Enable Latch will not be properly set. WREN timing is illustrated in Figure 1. The WREN instruction must be sent prior to any WRITE or WRSR instruction.






cs	
SCI	
SI	
so	HIGH IMPENDANCE
	Note: Dashed Line = mode (1, 1)

The internal write enable latch is reset by sending the WRDI instruction as shown in Figure 2. Disabling write operations by resetting the WEL bit, will protect the device against inadvertent writes.

Figure 2



Byte Write: Once the WEL bit is set, the user may execute a write sequence, by sending a WRITE instruction, a 16-bit address and a data byte as shown in Figure 3. Only 8 Significant address bits are used by the A25C256. The rest are don't care bits. Internal programming will start after the low to high \overline{CS} transition. During an internal write cycle, all commands, except for RDSR (Read Status Register) will be ignored. The \overline{READY} bit will indicate if the internal write cycle is in progress (\overline{READY} high), or the device is ready to accept commands (\overline{READY} low).





cs																	
	0 1	2 3	4 5	6	7 8	21 22	2 23	24	25	26	27	28	29	30	31		
SCK																	
		OP C	CODE								DATA	IN					
sı	0 0 0	0 0	0 0	1 0	$A_{\rm N}$	Byte Address	A ₀	D ₇	D_6	D ₅	D ₄	D ₃	D ₂	\mathbf{D}_1			\mathbf{X}
so		HIGH	IMPEDA	NCE													
No	Note: Dashed Line = mode (1, 1)																

Page Write: After sending the first data byte to the A25C256, the host may continue sending data, up to a total of 64 bytes, according to timing shown in Figure 4. After each data byte, the lower order address bits are automatically incremented, while the higher order address bits (page address) remain unchanged. If during this process the end of page is exceeded, then loading will "roll over" to the first byte in the page, thus possibly overwriting previously loaded data. Following completion of the write cycle, the A25C256 is automatically returned to the write disable state.




cs												
	0 1	2 3	4	5 6	7 8	21 2	2 23	24-31	32-39 24	4+(N-1)x8-1	24+(N	I-1)x8
SCK												24+8N-1
		OF	CODE						DAT	A IN		
sı	0 0	0 0	0 0	1	0 A _N	Byte Address	A ₀ _E	Data Byte 1	Data Byte 2	Da 7	ta Byte N 1 0	
so		HIGI	H IMPED	ANCE								
Not	te: Dashed Line	e = mode (1, 1)									

Write Status Register: The Status Register is written by sending a WRSR instruction according to timing shown in Figure 5. Only bits 2 and 3 can be written using the WRSR command.

Figure 5							
Device	Address Significant	Address Don't Care	Address Clock Pulses				
	Bits	Bits					
Main Memory Array	A14-A0	A15	16				








Write Protection: The Write Protect (WP) pin can be used to protect the Block Protect bits BP0 and BP1 against

being inadvertently altered. When (\overline{WP}) is low, write operations to the Status Register are inhibited. (\overline{WP}) going low while (\overline{CS}) is still low will interrupt a write to the status register. If the internal write cycle has already been initiated, (\overline{WP}) going low will have no effect on any write operation to the Status Register. The (\overline{WP}) pin function is blocked when the SRWD bit is set to "0". The (\overline{WP}) input timing is shown in Figure 6.




3. Read Operations

Read from Memory Array: To read from memory, the host sends a READ instruction followed by a 8-bit address. After receiving the last address bit, the A25C256 will respond by shifting out data on the SO pin (as shown in Figure 7). Sequentially stored data can be read out by simply continuing to run the clock. The internal address pointer is automatically incremented to the next higher address as data is shifted out. After reaching the highest memory address, the address counter "rolls over" to the lowest memory address, and the read cycle can be continued indefinitely. The read operation is terminated by taking \overline{CS} high.








Read Status Register: To read the status register, the host simply sends a RDSR command. After receiving the last bit of the command, the A25C256 will shift out the contents of the status register on the SO pin (Figure 8). The status register may be read at any time, including during an internal write cycle.


Figure 8



4. Hold Operation

The $\overline{\text{HOLD}}$ input can be used to pause communication between host and A25C256. To pause, $\overline{\text{HOLD}}$ must be taken low while SCK is low (Figure 9). During the hold condition the device must remain selected ($\overline{\text{CS}}$ low). During the pause, the data output pin (SO) is tri-stated (high impedance) and SI transitions are ignored. To resume communication, $\overline{\text{HOLD}}$ must be taken high while SCK is low.






5. Design Considerations

The A25C256 incorporates Power-On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after V_{CC} exceeds the POR trigger level and will power down into Reset mode when V_{CC} drops below the POR trigger level. This bi-directional POR behavior protects the device against 'brown-out' failure following a temporary loss of power.

The A25C256 powers up in a write disable state and in a low power standby mode. A WREN instruction must be issued prior to any writes to the device.

After power up, the \overline{CS} pin must be brought low to enter a ready state and receive an instruction. After a successful byte/page write or status register write, the device goes into a write disable mode. The \overline{CS} input must be set high after the proper number of clock cycles to start the internal write cycle. Access to the memory array during an internal write cycle is ignored and programming is continued. Any invalid op-code will be ignored and the serial output pin (SO) will remain in the high impedance state.


BUS TIMING







PACKAGE INFORMATION

Dimension in SOP8 (Unit: mm)









Symbol	Min	Max
A	1.350	1.750
A1	0.100	0.230
В	0.390	0.480
С	0.210	0.260
D	4.700	5.100
E1	3.700	4.100
E	5.800	6.200
е	1.270	BSC
L	0.500	0.800
θ	0°	8°




Dimension in TSSOP8 Package (Unit: mm)












Symbol	Min	Max			
D	2.900	3.100			
E	6.200	6.600			
E1	4.300	4.500			
A	-	1.200			
A1	0.050	0.150			
b	0.210	0.300			
е	0.650 BSC				
L	0.450	0.750			
L1	1.000 REF				



Dimension in DFN8 (Unit: mm)



Symbol	Min	Мах		
А	0.500	0.600		
A1	0.000	0.050		
A3	0.152	REF		
D	1.900	2.100		
E	2.900	3.100		
b	0.200	0.300		
L	0.250	0.350		
D2	1.300	1.500		
E2	1.200	1.400		
е	0.500 BSC			



IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or serve property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.