



## DESCRIPTION

A24G64 provides 65536 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 8192 words of 8 bits each.

The A24G64 is optimized for use in many industrial and commercial applications where low-power and low-voltage operation is essential.

The A24G64 is available in CSP4 package.

## **ORDERING INFORMATION**


Package Type		Part Number		
CSP4	64	A24G64G4R		
SPQ: 5,000pcs/Reel	G4	A24G64G4VR		
Note	V: Halogen Free Package			
Note	R: Tape & Reel			
AiT provides all RoHS products				

## FEATURES

- Compatible with all I<sup>2</sup>C bidirectional data transfer protocol
- Memory Array:
  64K bits (8 Kbytes) of EEPROM
  Page size: 32 bytes
- Single Supply Voltage and High Speed: 1MHz@1.7V
   Random and sequential Read modes
- Write:
  Byte Write within 3 ms
  Page Write within 3 ms
  Partial Page Writes Allowed
- Data Protection
- Slave Address Configurable
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- High-Reliability
  Endurance: 1 Million Write Cycles
  Data Retention: 100 Years
- Enhanced ESD/Latch-up Protection



## **PIN DESCIPTION**



## ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage	-0.3V ~ +6.5V
Input / Output Voltage	GND-0.3V ~ V <sub>CC</sub> +0.3V
Operating Ambient Temperature	-40°C ~ +85°C
Storage Temperature	-65°C ~ +150°C

Stresses above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



# **PIN CAPACITANCE**

### T<sub>A</sub> = 25°C, f = 1.0MHz, V<sub>CC</sub> = +1.7V

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input/ Output Capacitance (SDA)	Cı/o	V <sub>I/O</sub> =0V	-	-	8	pF
Input Capacitance (A0, A1, A2, SCL)	CIN	V <sub>IN</sub> =0V	-	-	6	pF

# DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage	V <sub>CC1</sub>	-	1.7	-	5.5	V
Supply Current Vcc=1.8V	Icc1	Read at 400KHZ	-	0.14	0.30	mA
Supply Current Vcc=1.8V	Icc2	Write at 400KHZ	-	0.28	0.50	mA
Supply Current V <sub>CC</sub> =1.8V	I <sub>SB1</sub>	$V_{IN}=V_{CC} \text{ or } V_{SS}$	-	0.03	0.50	μA
Input Leakage Current	IL1	VIN=VCC or VSS	-	0.10	1.00	μA
Output Leakage Current	ILO	Vout=Vcc or Vss	-	0.05	1.00	μA
Input Low Level	V <sub>IL1</sub>	$V_{CC}$ =1.7V to 5.5V	-0.3	-	V <sub>CC</sub> x0.3	V
Input High Level	VIH1	V <sub>CC</sub> =1.7V to 5.5V	Vccx0.7	-	Vcc+0.3	V
Output Low Level Vcc=1.7V	V <sub>OL1</sub>	l <sub>o∟</sub> =0.15mA	-	-	0.2	V
Output Low Level V <sub>CC</sub> =5.0V	V <sub>OL2</sub>	I <sub>OL</sub> =3.0mA	-	-	0.4	V

 $T_{\text{A}}$  = -40°C to +85°C,  $V_{\text{CC}}$  = +1.7V to +5.5V, unless otherwise noted



# AC ELECTRICAL CHARACTERISTICS (2)

## $T_A$ = -40°C to +85°C, $V_{CC}$ = +1.7V to +5.5V, $C_L$ = 1 TTL Gate and 100 pF, unless otherwise noted

Deremeter	Symbol		Vco	c = +1.7	√ to +5.5	50V		Unit
Parameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max	Unit
Clock Frequency, SCL	fscl	-	-	400	-	-	1000	kHz
Clock Pulse Width Low	t <sub>LOW</sub>	1.3	-	-	0.5	-	-	μs
Clock Pulse Width High	tніgн	0.6	-	-	0.26	-	-	μs
Noise Suppression Time	ti	-	-	50	-	-	50	ns
Clock Low to Data Out Valid	taa	-	-	0.9	-	-	0.45	μs
Time the bus must be free before	4	1 0			0.5			
a new transmission can start	<b>t</b> buf	1.3	-	-	0.5	-	-	μs
Start Hold Time	thd.sta	0.6	-	-	0.25	-	-	μs
Start Setup Time	<b>t</b> su.sta	0.6	-	-	0.25	-	-	μs
Data In Hold Time	<b>t</b> hd.dat	0	-	-	0	-	-	μs
Data In Setup Time	t <sub>su.dat</sub>	100	-	-	100	-	-	ns
Inputs Rise Time (1)	t <sub>R</sub>	-	-	0.3	-	-	0.12	μs
Inputs Fall Time (1)	t⊧	-	-	0.3	-	-	0.12	μs
Stop Setup Time	t <sub>su.sto</sub>	0.6	-	-	0.25	-	-	μs
Data Out Hold Time	t <sub>DH</sub>	50	-	-	50	-	-	ns
Write Cycle Time	twr	-	1.9	3.0	-	1.9	3.0	ms
$E_0 V_1 2 E^{\circ} O_1 D_2 t_2 Made (1)$	En duman e e	414			414			Write
5.0V, 25°C, Byte Mode (1)	Endurance	1M	-	-	1M	-	-	Cycles

(1): This parameter is characterized and is not 100% tested.

(2): AC measurement conditions:

R<sub>L</sub> (connects to V<sub>CC</sub>): 1.3K

Input pulse voltages: 0.3  $V_{\text{CC}}$  to 0.7  $V_{\text{CC}}$ 

Input rise and fall time: 50ns


Input and output timing reference voltages:  $0.5 V_{\mbox{\tiny CC}}$ 

The value of  $\mathsf{R}_{\mathsf{L}}$  should be concerned according to the actual loading on the user's system.





## **BLOCK DIAGRAM**





## DETAILED INFORMATION

**SERIAL DATA (SDA):** The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-OR 'ed with any number of other open-drain or open- collector devices.

**SERIAL CLOCK (SCL):** The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

## FUNCTION DESCRIPTION

#### 1.Memory Organization

**A24G64, 64K SERIAL EEPROM:** Internally organized with 256 pages of 32 bytes each, the 64K requires a 13-bit data word address for random word addressing.


### **2.Device Operation**

### CLOCK and DATA TRANSITIONS:


The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 1). Data changes during SCL high periods will indicate a start or stop condition as defined.

**START CONDITION:** A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 2).

**STOP CONDITION:** A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 2). Figure 1 Data Validity




#### Figure 2 Start and Stop Definition





### ACKNOWLEDGE:

All addresses and data words are serially transmitted to and from the EEPROM in 8bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.



**STANDBY MODE:** The A24G64 features a low-power standby mode which is enabled:

- (a) Upon power-up
- (b) After the receipt of the STOP bit and the completion of any internal operations.

**MEMORY RESET:** After the protocol is interrupted, power loss or system reset, any two-wire part can be reset by following these steps:

1. Clock up to 9 cycles.

- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

### **3.Device Addressing**

The 64K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 4).

Figure 4 Device Address

MSB							LSB
1	0	1	0	A2	A1	A0	R/W

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The fifth, sixth and seventh bits of the device address can be configured , default to 000b.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.



### 4.Write Operations

**BYTE WRITE:** A write operation requires two 8-bit data word address, as Figure 5, following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, t<sub>WR</sub>, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 6).





Figure 5 Word Address

**PAGE WRITE**: The Page Write mode allows up to 32 bytes to be written in a single Write cycle. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 31 more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition.

The data word address lower five bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 32 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten (see Figure 7).



#### Figure 7 Page Write



### **5.Read Operations**

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

**CURRENT ADDRESS READ:** The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 8).





Figure 8 Current Address Read


**RANDOM READ:** A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does





**SEQUENTIAL READ:** Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 10).

Figure 10 Sequential Read



## 6.Write protection configuration

By writing specific values in a register (Table 1) located at address 1001.0xxx.xxxx, the memory array can be write-protected by blocks.

-			
18	ab	le	1

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Write	*	*	*	*	Partial Write protect	Size of write protected	Size of write protected	*
Read	0	0	0	0	activation	block	block	0



**AiT Semiconductor Inc.** 

www.ait-ic.com

#### Notes :

Location 1001.0xxx.xxxx xxxxb is outside of the addressing field of the EEPROM memory (8k bytes are addressed within the 000x.xxxx.xxxx range) Bit 7 – 4 and bit 0 are don't care bits. Bit 3 enables or disables the partial write protection. Bit 3=0: the whole memory can be written (no write protection) Bit 3=1: the concerned block is write-protected Bits 2 and 1 define the size of the memory block to be protected against write instructions: Bit 2, Bit 1= 0, 0: the upper quarter of memory is write-protected Bit 2, Bit 1= 0, 1: the upper half memory is write-protected Bit 2, Bit 1= 1, 0: the upper 3/4 of memory are write-protected Bit 2, Bit 1= 1, 1: the whole memory is write-protected Dit 2, Bit 1= 1, 1: the whole memory is write-protected Bit 2, Bit 5, Bit 1= 1, 1: the whole memory is write-protected Bit 2, Bit 5, Bit 5, Bit 6, Bit 6, Bit 6, Bit 6, Bit 7, Bit

### 7. Device Addressing configuration

By writing specific values in a register (Table 2) located at address 1000.1xxx.xxxx.xxxb, the device address can be reconfigured.

Table 2

Bit 7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Write	*	*	*	*	*	A2	41	A0
Read	0	0	0	0	0	AZ	A1	AU

Writing in the Device Address register is performed with a Byte Write instruction at address

1000.1xxx.xxxx.b. Bit 7 - 3 of the data byte are not significant (Don't Care). Writing more than one byte will discard the write cycle (The register content will not be changed).

By writing specific values in a register (Table 3) located at address 1011.0xxx.xxxx.xxxb, the device address register can be locked.

Table 3

Bit 7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Write	*	*	*	Device Address	*	*	*	*
Read	0	0	0	Lock	0	0	0	0

Bit 4 enables or disables the device address register locked.

Bit 4=1: the device address register lock enable, the device address register can NOT be reconfigurable.


Bit 4=0: the device address register lock disables, device address register can be config.

Writing in the Device Address write Protect register is performed with a Byte Write instruction at address 1011.0xxx.xxxx.xxxb. Bit 7 - 5 and Bit 3 - 0 of the data byte are not significant (Don't Care). Writing more than one byte will discard the write cycle (The register content will not be changed).




### **BUS TIMING**

Figure 11 SCL: Serial Clock, SDA: Serial Data I/O



### WRITE CYCLE TIMING






NOTE: The write cycle time t<sub>WR</sub> is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

#### **Power on Timing**

	Symbol	Parameter	Min.	Тур.	Max.	Unit
Ī	tINIT	The device internal initial period	10	-	-	ns




Notes:  $V_{CC}$  must keep rising monotonically during power on. No instruction may be issued to the device before the device internal initialization.  $V_{CC}$  should be remain stable until the end of the transmission of the instruction or data and until the completion of internal timed write cycle.




## PACKAGE INFORMATION

Dimension in CSP4 0.4mm Pitch (Unit: mm)



TOP VIEW (MARK SIDE)



<b>25 µ</b> m Backside Tape	
✓ ↓↓	
A2	
SIDE VIEW A	

Symbol	Min	Max
А	0.260	0.300
A1	0.045	0.065
A2	0.200	0.250
D	0.660	0.700
D1	0.400 BSC	
E	0.660	0.700
E1	0.400 BSC	
b	0.160	0.200
X1	0.140 REF	
X2	0.140 REF	
Y1	0.140 REF	
Y2	0.140 REF	

A1



## IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or serve property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.