AiT Semiconductor Inc. www.ait-ic.com

# DESCRIPTION

A7431 is a wide input voltage, high efficiency CC/CV step-down DC-DC converter that operates in either CV (Constant Output Voltage) mode or CC (Constant Output Current) mode. A7431 provides up to 3A output current at 125kHz switching frequency.

A7431 eliminates the expensive, high accuracy current sense resistor, making it ideal for battery charging applications and adaptors with accurate current limit. The A7431 achieves higher efficiency than traditional constant current switching regulators by eliminating its associated power loss on the additional current sensing resistor. A7431 provides OVP pin for output over voltage protection. A7431 integrates adaptive gate drive to achieve excellent EMI performance passing EN55022 Class B EMC standard without adding additional EMI components while maintaining high conversion efficiency.

Protection features include cycle-by-cycle current limit, thermal shutdown, and frequency foldback at short circuit. A7431 are available in a PSOP8 package and require very few external devices for operation.

The A7431 is available in PSOP8 package.

### ORDERING INFORMATION

Package Type	Part Number			
PSOP8	MP8	A7431MP8R		
SPQ: 4,000pcs/Reel	MPO	A7431MP8VR		
Note	V: Halogen free Package			
	R: Tape & Reel			
AiT provides all RoHS products				


# FEATURES

- 42V Input Voltage Surge
- 36V Steady State Operation
- Up to 3A Output Current
- Output Voltage up to 12V
- 125kHz Switching Frequency
- Up to 91% Efficiency
- Stable with Low-ESR Ceramic Capacitors to Allow Low-Profile Designs
- Integrated Over Voltage Protection
- Excellent EMI Performance
- Constant Current Control Without Additional Current Sensing Resistor Improves Efficiency and Lowers Cost.
- Resistor Programmable Current Limit from 1.5A to 3.5A
- Up to 0.5V Excellent Cable Voltage Drop Compensation
- ±7.5% CC Accuracy
- 2% Feedback Voltage Accuracy
- Advanced Feature Set Integrated Soft Start Thermal Shutdown Cycle-by-Cycle Current Limit
- Available in PSOP8 Package

### APPLICATION


- Car Charger/ Adaptor
- Rechargeable Portable Devices
- General-Purpose CC/CV Supply

### TYPICAL APPLICATION





# PIN DESCRIPTION





# ABSOLUTE MAXIMUM RATINGS

Input Supply Voltage	-0.3V ~ 42V
SW Voltage	$-1V \sim V_{IN} + 1V$
Boost Voltage	V <sub>SW</sub> - 0.3V ~ V <sub>SW</sub> + 7V
All Other Pins Voltage	-0.3V ~ 6V
Junction to Ambient Thermal Resistance	46°C/W
Operating Junction Temperature	-40°C ~160°C
Storage Temperature	- 55°C ~ 150°C
Operating Temperature	-40°C ~ 85°C
Lead Temperature (Soldering 10 sec.)	300°C

Stress beyond above listed "Absolute Maximum Ratings" may lead permanent damage to the device. These are stress ratings only and operations of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$  = 20V,  $T_A$  = +25°C, unless otherwise noted.

Parameter	Conditions	Min.	Тур.	Max.	Unit
Input Voltage		10		36	V
Input Voltage Surge				42	V
V <sub>IN</sub> UVLO Turn-On Voltage	Input Voltage Rising		6.7		V
V <sub>IN</sub> UVLO Hysteresis	Input Voltage Falling		0.1		V
Standby Supply Current	V <sub>FB</sub> = 1V		2.5		mA
Feedback Voltage		792	808	824	mV
Internal Soft-Start Time			3		ms
Error Amplifier Transconductance	$V_{FB} = V_{COMP} = 0.8V,$ $\Delta I_{COMP} = \pm 10\mu A$		500		μA/V
Error Amplifier DC Gain			4000		V/V
Switching Frequency	V <sub>FB</sub> = 0.808V		125		kHz
Foldback Switching Frequency	V <sub>FB</sub> = 0V		50		kHz
Maximum Duty Cycle			98		%
Minimum On-Time			200		ns
COMP to Current Limit Transconductance	V <sub>COMP</sub> = 1.2V		4		A/V
Secondary Cycle-by-Cycle Current Limit	Vout=3.5V		4.5		Α
Slope Compensation	Duty = D <sub>MAX</sub>		1.2		А
I <sub>SET</sub> Voltage			1		V
$I_{\text{SET}}$ to $I_{\text{OUT}}$ DC Room Temp Current Gain	$I_{OUT}$ / $I_{SET}$ , $R_{ISET}$ = 11.5k $\Omega$		27500		A/A
CC Controller DC Accuracy	R <sub>ISET</sub> = 22kΩ, V <sub>IN</sub> = 14V, V <sub>OUT</sub> = 3.5V Open-Loop DC Test		1250		mA
OVP pin Voltage	OVP Pin Rising		0.8		V
OVP pin Voltage	OVP Pin Voltage Falling		0.57		V
High-Side Switch ON-Resistance			0.12		Ω
SW Off Leakage Current	$V_{IN} = V_{SW} = 0V$		1.0	10	μA
Thermal Shutdown Temperature	Temperature Rising		160		°C
Thermal Shutdown Temperature Hysteresis	Temperature Falling		40		°C



# **BLOCK DIAGRAM**





### DETAILED INFORMATION

### **Functional Description**

### **CV/CC** Loop Regulation

As seen in Functional Block Diagram, the A7431 is a peak current mode pulse width modulation (PWM) converter with CC and CV control. The converter operates as follows:

A switching cycle starts when the rising edge of the Oscillator clock output causes the High-Side Power Switch to turn on and the Low-Side Power Switch to turn off. With the SW side of the inductor now connected to  $V_{IN}$ , the inductor current ramps up to store energy in the magnetic field. The inductor current level is measured by the Current Sense Amplifier and added to the Oscillator ramp signal. If the resulting summation is higher than the COMP voltage, the output of the PWM Comparator goes high. When this happens or when Oscillator clock output goes low, the High-Side Power Switch turns off.

At this point, the SW side of the inductor swings to a diode voltage below ground, causing the inductor current to decrease and magnetic energy to be transferred to output. This state continues until the cycle starts again. The High-Side Power Switch is driven by logic using BS as the positive rail. This pin is charged to V<sub>SW</sub> + 5V when the Low-Side Power Switch turns on. The COMP voltage is the integration of the error between FB input and the internal 0.808V reference. If FB is lower than the reference voltage, COMP tends to go higher to increase current to the output. Output current will increase until it reaches the CC limit set by the I<sub>SET</sub> resistor. At this point, the device will transition from regulating output voltage to regulating output current, and the output voltage will drop with increasing load.

The Oscillator normally switches at 125kHz. However, if FB voltage is less than 0.3V, then the switching frequency decreases to 50kHz.

#### **Over Voltage Protection**

The A7431 has an OVP pin. If the voltage at this pin exceeds 0.8V, the IC shuts down high side switch.

#### Thermal Shutdown

The A7431 disables switching when its junction temperature exceeds 160°C and resumes when the temperature has dropped by 40°C.



## **APPLICATIONS INFORMATION**

**Output Voltage Setting** 




Figure 1: Output Voltage Setting

Figure 1 shows the connections for setting the output voltage. Select the proper ratio of the two feedback resistors  $R_{FB1}$  and  $R_{FB2}$  based on the output voltage. Adding a capacitor in parallel with  $R_{FB1}$  helps the system stability. Typically, use  $R_{FB2} \approx 10 k\Omega$  and determine  $R_{FB1}$  from the following equation:

$$\mathsf{R}_{\mathsf{FB1}} = \mathsf{R}_{\mathsf{FB2}} \left( \frac{\mathsf{V}_{\mathsf{OUT}}}{0.808\mathsf{V}} - 1 \right)$$

### **CC Current Setting**

A7431 constant current value is set by a resistor connected between the  $I_{SET}$  pin and GND. The CC output current is approximating linearly proportional to the current flowing out of the  $I_{SET}$  pin. The voltage at  $I_{SET}$  is roughly 1V and the current gain from  $I_{SET}$  to output is roughly 27500 (27.5mA/1µA). To determine the proper resistor for a desired current, please refer to Figure 2 below.




Figure 2: Curve for Programming Output CC Current






Figure 3: CC/CV Curve (R3=11.5k, R8=52.3k, R2=10k)

### Inductor Selection

The inductor maintains a continuous current to the output load. This inductor current has a ripple that is dependent on the inductance value:

Higher inductance reduces the peak-to-peak ripple current. The trade off for high inductance value is the increase in inductor core size and series resistance, and the reduction in current handling capability. In general, select an inductance value L based on ripple current requirement:

$$L = \frac{V \text{OUT } x (V \text{IN} - V \text{OUT})}{V \text{IN} f \text{sw} \text{I} \text{O} \text{A} \text{MAX} K \text{RIPPLE}}$$

where  $V_{IN}$  is the input voltage,  $V_{OUT}$  is the output voltage,  $f_{SW}$  is the switching frequency,  $I_{LOADMAX}$  is the maximum load current, and  $K_{RIPPLE}$  is the ripple factor. Typically, choose  $K_{RIPPLE}$  = 30% to correspond to the peak-to-peak ripple current being 30% of the maximum load current.

With a selected inductor value the peak-to-peak inductor current is estimated as:

$$I_{LPK-PK} = \frac{V_{OUT} x (V_{IN} - V_{OUT})}{L x V_{IN} x f_{SW}}$$

The peak inductor current is estimated as:

$$I_{LPK} = I_{LOADMAX} + \frac{1}{2} I_{LPK-PK}$$

The selected inductor should not saturate at ILPK. The maximum output current is calculated as:

$$I_{OUTMAX} = I_{LIM} - \frac{1}{2} I_{LPK-PK}$$

LLIM is the internal current limit, which is typically 4.5A, as shown in Electrical Characteristics Table.



### External High Voltage Bias Diode

It is recommended that an external High Voltage Bias diode be added when the system has a 5V fixed input or the power supply generates a 5V output. This helps improve the efficiency of the regulator. The High Voltage Bias diode can be a low cost one such as IN4148 or BAT54.




Figure 4: External High Voltage Bias Diode

This diode is also recommended for high duty cycle operation and high output voltage applications.

### Input Capacitor

The input capacitor needs to be carefully selected to maintain sufficiently low ripple at the supply input of the converter. A low ESR capacitor is highly recommended. Since large current flows in and out of this capacitor during switching, its ESR also affects efficiency.

The input capacitance needs to be higher than  $10\mu$ F. The best choice is the ceramic type, however, low ESR tantalum or electrolytic types may also be used provided that the RMS ripple current rating is higher than 50% of the output current. The input capacitor should be placed close to the IN and GND pins of the IC, with the shortest traces possible. In the case of tantalum or electrolytic types, they can be further away if a small parallel  $10\mu$ F ceramic capacitor is placed right next to the IC.

#### **Output Capacitor**

The output capacitor also needs to have low ESR to keep low output voltage ripple. The output ripple voltage is:

$$V_{RIPPLE} = I_{OUTMAX}K_{RIPPLE}R_{ESR} + \frac{V_{IN}}{28 \times f_{fSW}^2 LC_{OUT}}$$

Where I<sub>OUTMAX</sub> is the maximum output current, K<sub>RIPPLE</sub> is the ripple factor, R<sub>ESR</sub> is the ESR of the output capacitor, f<sub>SW</sub> is the switching frequency, L is the inductor value, and C<sub>OUT</sub> is the output capacitance. In the case of ceramic output capacitors, R<sub>ESR</sub> is very small and does not contribute to the ripple. Therefore, a lower capacitance value can be used for ceramic type. In the case of tantalum or electrolytic capacitors, the ripple is dominated by R<sub>ESR</sub> multiplied by the ripple current. In that case, the output capacitor is chosen to have sufficiently low ESR.

For ceramic output capacitor, typically choose a capacitance of about  $22\mu$ F. For tantalum or electrolytic capacitors, choose a capacitor with less than  $50m\Omega$  ESR.



#### **Rectifier Diode**

Use a Schottky diode as the rectifier to conduct current when the High-Side Power Switch is off. The Schottky diode must have current rating higher than the maximum output current and a reverse voltage rating higher than the maximum input voltage.

### STABILITY COMPENSATION




Figure 5: Stability Compensation

C<sub>COMP2</sub> is needed only for high ESR output capacitor The feedback loop of the IC is stabilized by the components at the COMP pin, as shown in Figure 5.

The DC loop gain of the system is determined by the following equation:

$$A_{VDC} = \frac{0.808V}{I_{OUT}} A_{VEA}G_{COMP}$$

The dominant pole P1 is due to CCOMP:

$$\int_{P1} = \frac{\text{GeA}}{2\pi \text{AveaCcomp}}$$

The second pole P2 is the output pole:

$$\int_{P2} = \frac{IOUT}{2\pi VOUTCOUT}$$

The first zero Z1 is due to RCOMP and CCOMP:

$$\int_{Z1} = \frac{1}{2\pi RCOMPCCOMP}$$

And finally, the third pole is due to RCOMP and CCOMP2 (if CCOMP2 is used):

$$\int_{P3} = \frac{1}{2\pi R_{COMP} C_{COMP2}}$$



(F)

The following steps should be used to compensate the IC:

STEP 1. Set the cross over frequency at 1/10 of the switching frequency via R<sub>COMP</sub>:

$$R_{COMP} = \frac{2\pi VoutCoutfsw}{10GEAGCOMP \times 0.808V}$$

STEP 2. Set the zero  $f_{Z1}$  at 1/4 of the cross over frequency. If  $R_{COMP}$  is less than 15k $\Omega$ , the equation for  $C_{COMP}$  is:

$$C_{\text{COMP}} = \frac{2.83 \times 10^5}{\text{RCOMP}}$$
(F)

If  $R_{COMP}$  is limited to  $15k\Omega$ , then the actual cross over frequency is  $6.58 / (V_{OUT}C_{OUT})$ . Therefore:

STEP 3. If the output capacitor's ESR is high enough to cause a zero at lower than 4 times the cross over frequency, an additional compensation capacitor  $C_{COMP2}$  is required. The condition for using  $C_{COMP2}$  is:

$$\mathsf{R}_{\mathsf{ESRCOUT}} \ge \left(\mathsf{Min}\frac{1.77 \times 10^{-6}}{\mathsf{Cout}}, 0.006 \times \mathsf{Vout}\right) \tag{\Omega}$$

And the proper value for C<sub>COMP2</sub> is:

$$C_{OMP2} = \frac{COUTRESRCOUT}{RCOMP}$$

Though C<sub>COMP2</sub> is unnecessary when the output capacitor has sufficiently low ESR, a small value C<sub>COMP2</sub> such as 100pF may improve stability against PCB layout parasitic effects.

Table 1 shows some calculated results based on the compensation method above.

Vout	Соит	RCOMP	Ссомр	C <sub>COMP2</sub> <sup>®</sup>
2.5V	47uF Ceramic CAP	5.6kΩ	2.2nF	None
3.3V	47uF Ceramic CAP	6.2kΩ	2.2nF	None
5.0V	47uF Ceramic CAP	12kΩ	2.2nF	None
2.5V	220uF/10V/30mΩ	20kΩ	2.2nF	47pF
3.3V	220uF/10V/30mΩ	20kΩ	2.2nF	47pF
5.0V	220uF/10V/30mΩ	20kΩ	2.2nF	47pF

C<sub>COMP2</sub> is needed for high ESR output capacitor.

 $C_{COMP2} \le 47 pF$  is recommended.

Table 1: Typical Compensation for Different Output Voltages and Output Capacitors



### CC Loop Stability

The constant-current control loop is internally compensated over the 1500mA-3000mA output range. No additional external compensation is required to stabilize the CC current.

### **Output Cable Resistance Compensation**

To compensate for resistive voltage drop across the charger's output cable, the A7431 integrates a simple, user-programmable cable voltage drop compensation using the impedance at the FB pin. Use the curve in Figure 6 to choose the proper feedback resistance values for cable compensation. R<sub>FB1</sub> is the high side resistor of voltage divider.

In the case of high  $R_{FB1}$  used, the frequency compensation needs to be adjusted correspondingly. As show in Figure 7, adding a capacitor in paralleled with  $R_{FB1}$  or increasing the compensation capacitance at COMP pin helps the system stability.




Figure 6: Cable Compensation at Various Resistor Divider Values




Figure 7: Frequency Compensation for High RFB1



### PC Board Layout Guidance

Figure8 showed the example of components placement and PCB layout. When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the IC.

- 1) Arrange the power components to reduce the AC loop size , consisting of input ceramic capacitor C1, V<sub>IN</sub> pin, SW pin and the schottky diode D1.
- 2) Place input decoupling ceramic capacitor C1 as close to V<sub>IN</sub> pin as possible. C1 is connected power GND with vias or short and wide path.
- 3) Return FB, COMP and I<sub>SET</sub> to signal GND pin, and connect the signal GND to power GND at a single point for best noise immunity. Connect exposed pad to power ground copper area with copper and vias.
- 4) Use copper plane for power GND for best heat dissipation and noise immunity.
- 5) Place feedback resistor close to FB pin.
- 6) Use short trace connecting BS-C5-SW loop.




Figure 8: Example of PCB Layout





Figure 9. Typical Efficiency Curve



# PACKAGE INFORMATION

Dimension in PSOP8 (Unit: mm)



Ourseh al	Millimeters		Inches		
Symbol	Min	Max	Min	Max	
А	1.400	1.700	0.055	0.067	
A1	0.050	0.150	0.002	0.006	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
с	0.170	0.250	0.007	0.010	
D	4.700	5.100	0.185	0.200	
D1	3.202	3.402	0.126	0.134	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
E2	2.313	2.513	0.091	0.099	
е	1.270(BSC)		0.050(BSC)		
L	0.400	1.270	0.016	0.050	
L1	1.04(REF)		0.041(REF)		
L1-L1'	_	0.12	_	0.005	
θ	0°	8°	0°	8°	



## IMPORTANT NOTICE

AiT Semiconductor Inc. (AiT) reserves the right to make changes to any its product, specifications, to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

AiT Semiconductor Inc.'s integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life support applications, devices or systems or other critical applications. Use of AiT products in such applications is understood to be fully at the risk of the customer. As used herein may involve potential risks of death, personal injury, or server property, or environmental damage. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

AiT Semiconductor Inc. assumes to no liability to customer product design or application support. AiT warrants the performance of its products of the specifications applicable at the time of sale.